Staff, Design for Test Engineer (DFT)
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. The role is Design for Test (DFT) for high-performance designs going into industry leading AI/ML architectures. The person coming into this role will be involved in all implementation aspects from RTL to tapeout for various IPs on the chip. High level challenges include reducing test cost while attaining high coverage, and facilitating debug and yield learnings while minimizing design intrusions. The work is done collaboratively with a group of highly experienced engineers across various domains of the ASIC. This role is hybrid, based out of Santa Clara, CA or Austin, TX Responsibilities: Experience & Qualifications: - Implementation of DFT features into RTL using verilog. - Understanding of DFT Architectures and micro-architectures. - ATPG and test coverage analysis using industry standard tools. - JTAG, Scan Compression, and ASST implementation. - Gate level simulation using Synopsys VCS and Verdi. - Support silicon bring-up and debug. - MBIST planning, implementation, and verification. - Support Test Engineering on planning, patterns, and debug. - Develop efficient DFx flows and methodology compatible with front end and physical design flows - BS/MS/PhD in EE/ECE/CE/CS with at least 5 years of industry experience in advanced DFx techniques. - DFx experience implementing in finFET technologies. - Experience with industry standard ATPG and DFx insertion CAD tools. - Familiarity with SystemVerilog and UVM. - Fluent in RTL coding for DFx logic including lock-up latches, clock gates, and scan anchors. - Understanding of low-power design flows such as power gating, multi-Vt and voltage scaling. - Good understanding of high-performance, low-power design fundamentals. - Knowledge of fault models including Stuck-at, Transition, Gate-Exhaustive, Path Delay, IDDQ, and Cell Aware. - Exposure to post-silicon testing and tester pattern debug are major assets. - Experience with Fault Campaigns a plus. - Strong problem solving and debug skills across various levels of design hierarchies.
Location: Santa Clara, California, United States
Salary range: None - None