Tenstorrent's Posts (144)

2025-07-19

Design Verification Engineer, AI HW - Contractor

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. We are seeking an experienced Senior-Level Design Verification Engineer (Contract) to join our dynamic and innovative team. As a AI HW Design Verification Engineer, you will play a critical role in ensuring the quality and reliability of our digital designs through comprehensive verification methodologies. The successful candidate will have a strong background in verification techniques, excellent problem-solving skills, and a passion for delivering high-quality designs. This job is hybrid, based out of Austin, TX; Santa Clara, CA; Boston, MA; or Toronto, ON. Experience & Qualifications: Preferred Qualifications: Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made. Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer. Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been licensing conditions set  by the U.S. government. Our engineering positions and certain engineering support positions require access to information, systems, or technologies that are subject to U.S. Export Control laws and regulations, please note that citizenship/permanent residency, asylee and refugee information and/or documentation will be required and considered as Tenstorrent moves through the employment process. If a U.S. export license is required, employment will not begin until a license with acceptable conditions is granted by the U.S. government.  If a U.S. export license with acceptable conditions is not granted by the U.S. government, then the offer of employment will be rescinded. - Develop and execute comprehensive verification strategies to validate complex digital designs, ensuring compliance with specifications and standards. - Collaborate closely with design teams to understand design requirements and contribute to the creation of verification plans and testbenches. - Write and execute test cases to verify functionality, performance, and power aspects of the design. - Perform functional and formal verification to identify and debug design issues and ensure correct design behavior. - Develop and maintain verification infrastructure, methodologies, and best practices to improve efficiency and productivity. - Drive the adoption of advanced verification methodologies, tools, and techniques to enhance the overall verification process. - Mentor and provide technical guidance to junior verification engineers, sharing expertise and best practices. - Collaborate with cross-functional teams to analyze and resolve system-level issues and ensure seamless integration of the design. - Stay updated with the latest industry trends, emerging technologies, and verification methodologies to drive innovation and continuous improvement. - Bachelor's or Master's degree in Electrical/Computer Engineering or a related field. - Proven experience as a Design Verification Engineer, with a focus on complex digital designs. - Strong knowledge of digital design concepts, including RTL, synthesis, and timing constraints. - Proficiency in verification methodologies such as UVM (Universal Verification Methodology) and SystemVerilog. - Experience in developing and executing verification plans, testbenches, and test cases for digital designs. - Solid understanding of functional coverage, assertion-based verification, and code coverage analysis. - Proficiency in scripting and programming languages like Python, Perl, or C/C++. - Familiarity with industry-standard EDA tools and simulation environments. - Excellent problem-solving and debugging skills, with a keen eye for detail. - Strong communication and interpersonal skills, with the ability to collaborate effectively in a team-oriented environment. - Proven ability to work under tight deadlines and deliver high-quality results. - Python/CocoTB/PyUVM experience is a big plus. - Experience with emulators

Location: United States

Salary range: None - None

2025-07-19

Chiplet Emulation Engineer

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. We are looking for a person ready to take up the challenge of working in a high-profile project where we integrate multiple chiplets into a System-in-package, in collaboration with external stakeholders. You will work with Tenstorrent worldwide experts and leaders in the USA, Japan and other countries, and help us make our IP even better. In this role, you will help build emulation infrastructure for a System-in-package for high-performance AI/ML engines. This role requires a strong technical background and a problem-solver mindset. This role ishybrid, based out of Tokyo, Japan. We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting. Responsibilities: Experience & Qualifications: Nice to Have: Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer. Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been licensing conditions set  by the U.S. government. As this position will have direct and/or indirect access to information, systems, or technologies that are subject to U.S. Export Control laws and regulations, please note that citizenship/permanent residency,asylee and refugeeinformation and supporting documentation will be required and considered as a condition of employment. If a U.S. export license is required, employment will not begin until a license with acceptable conditions is granted by the U.S. government.  If a U.S. export license with acceptable conditions is not granted by the U.S. government, then the offer of employment will be rescinded. - Help build a state-of-the-art hardware emulation ecosystem including,Build flow for emulation models with optimum frequency and emulation footprintWrite emulation test-benches for single and multi chiplet models and transactors, monitors and harness componentsWrite test plans focusing on unique functional coverage, performance, power extraction and low level software developmentExecute test plans, summarize the results and share feedback with project stakeholders - Build flow for emulation models with optimum frequency and emulation footprint - Write emulation test-benches for single and multi chiplet models and transactors, monitors and harness components - Write test plans focusing on unique functional coverage, performance, power extraction and low level software development - Execute test plans, summarize the results and share feedback with project stakeholders - Develop synthetic components for custom transactors, monitors, checkers, etc… - Work across boundaries with architects, software and design/verification teams to define and improve the emulation platform - Build flow for emulation models with optimum frequency and emulation footprint - Write emulation test-benches for single and multi chiplet models and transactors, monitors and harness components - Write test plans focusing on unique functional coverage, performance, power extraction and low level software development - Execute test plans, summarize the results and share feedback with project stakeholders - Advanced degree in electrical engineering, computer engineering, or computer science - Proven experience in emulation/design, with a strong track record of successful projects - Proficiency with Synopsys Zebu and/or Cadence Palladium, with the ability to adapt to various emulation platforms as needed - Understanding of logic design and mapping design to emulation hardware - Knowledge in Verilog/system Verilog - Knowledge of emulation tools, flows, scripting and automation - Good problem solving skills, organizational and communication skills - Good English language skills (written and spoken) - Experience with Cadence Palladium - Knowledge of C, C++ or SystemC - Knowledge of RISC-V, CPU microarchitecture, machine learning, die-to-die, memory controllers, PCIe, UCIe - Understanding of verification - Fluency in Japanese - Japanese work visa

Location: Japan

Salary range: None - None

2025-07-19

Chiplet Physical Design Engineer

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. We are looking for a person ready to take up the challenge of working in a high-profile project where we design and integrate multiple chiplets into a System-in-package, in collaboration with external stakeholders. You will work with Tenstorrent worldwide experts and leaders in the USA, Japan and other countries, and help us make our IP even better. In this role, you will be responsible for synthesis and place and route using industry standard tools for high-speed CPU core design. Knowledge of cutting edge silicon technology 5nm and lower and multi Ghz design is a plus. This role isbased out of Tokyo, Japan. We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting. Responsibilities: Experience & Qualifications: Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer. Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been licensing conditions set  by the U.S. government. As this position will have direct and/or indirect access to information, systems, or technologies that are subject to U.S. Export Control laws and regulations, please note that citizenship/permanent residency,asylee and refugeeinformation and supporting documentation will be required and considered as a condition of employment. If a U.S. export license is required, employment will not begin until a license with acceptable conditions is granted by the U.S. government.  If a U.S. export license with acceptable conditions is not granted by the U.S. government, then the offer of employment will be rescinded. - Synthesis and Place and Route using industry standard tools for high speed CPU core design - Plan out resources, schedule, project PPA - Develop strategies to deliver reproducible design convergence results - Help to create and refine synthesis and PNR flow for the project team - Perform all aspects of design flow from logic synthesis, place and route, FEV, power, timing, quality checks and design closure - Develop and recommend better design methodologies to enable better timing convergence - Plan out resources, schedule, project PPA - Guide and mentor junior engineers - PV convergence (including static timing and power analysis) - Chip physical design verification including formal equivalence, timing, electrical rules, DRC/LVS, Noise and electro-migration checks - Scripting in an interpreted language, minimum TCL in addition to at least one other - Advanced degree in electrical, computer engineering or computer science - Experience with integrated circuit design tools (e.g. Synopsys/Cadence), including logic synthesis, place and route, static timing analysis and design closure - Experience with PV convergence, including static timing and power analysis - Experience with chip physical design verification, including formal equivalence, timing, electrical rules, DRC/LVS, noise and electro-mitigation checks - Hands-on experience with synthesis, block and chip level implementation with industry standard PnR flows and tools - Strong experience in SoC/ASIC/GPU/CPU design flows on taped out designs - Expertise in timing closure and block/chip levels and ECO flows - Experience with scripting in an interpreted language (Python, TCL) - Willingness to work with others in a highly complex decision space - Skills at developing an implementation plan, monitoring key indicators and communicating resource needs, as well as scoping risk to deliver value on schedule - Excellent verbal and written communication in English, and collaboration skills - Fluency in Japanese. - Japanese work visa.

Location: Japan

Salary range: None - None

2025-07-19

Power Design Engineer

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. We are looking for a person ready to take up the challenge of working in a high-profile project where we design and integrate multiple chiplets into a System-in-package, in collaboration with external stakeholders. You will work with Tenstorrent worldwide experts and leaders in the USA, Japan and other countries, and help us make our IP even better. This is a CPU tech-leadership role focused on driving power analysis and projections for the development of CPUSS with an emphasis on power analysis. The role involves defining CPU rail planning and PMIC inductor sizing while collaborating closely with SoC and Board teams. Responsibilities include optimizing the system PDN for CPU rails, and managing the power vector plan for comprehensive coverage of the CPUSS. The position requires driving power analysis on RTL and Netlist using tools like Joules and PTPX, working with RTL design, synthesis, and physical design teams to measure and optimize power, and evaluating new power optimization techniques at various design stages. Additionally, the role involves tabulating metrics results for analysis comparison and working with post-silicon teams to correlate projections with silicon power measurements. This role isRemote, based out of North America. We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting. Responsibilities: Experience & Qualifications: Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made. Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer. Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been licensing conditions set  by the U.S. government. Our engineering positions and certain engineering support positions require access to information, systems, or technologies that are subject to U.S. Export Control laws and regulations, please note that citizenship/permanent residency, asylee and refugee information and/or documentation will be required and considered as Tenstorrent moves through the employment process. If a U.S. export license is required, employment will not begin until a license with acceptable conditions is granted by the U.S. government.  If a U.S. export license with acceptable conditions is not granted by the U.S. government, then the offer of employment will be rescinded. - Drive Power analysis and Projections on a project involved in the development of CPUSS with emphasis in power analysis. - Responsible for Power vector plan and definition for comprehensive coverage of the CPUSS. - Drive power analysis on RTL and Netlist using tools like Joules and PTPX. - Work closely with RTL design, Synthesis, and physical design teams to measure and optimize power. - Evaluate and propose new power optimization techniques at RTL, Synthesis and Physical Design Stages. - Tabulate metrics results for analysis comparison. - Work with post-Silicon teams to correlate projections with silicon power measurements. - Scripting in an interpreted language, minimum TCL in addition to at least one other - Extensive experience in Power analysis and optimization required. - 10+ years of ASIC design, or related work experience. - Experience with low power implementation techniques in RTL, Synthesis or Physical design stages. - Proficiency in scripting language, such as: Tcl, Python. - Strong analytical and problem-solving skills. - Outstanding written and verbal communication skills. - Low power intent concepts and languages (UPF or CPF). - Good understanding of Verilog/System Verilog. - Experience with CPU micro-architecture and their power challenges. - Experience in Thermal analysis.

Location: United States

Salary range: None - None

2025-07-19

Principal Reliability Engineer

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is looking for an experienced Reliability Engineer to drive and execute reliability testing for our products from wafer to board level. As a Principal Reliability Engineer, you will be expected to design and execute innovative and systematic plans to assess and improve our product's reliability, field performance, and robustness. You are expected to work with cross-functional teamsto include design-for-reliability concepts intheearly phases of the design and evaluate product reliability for different market segments. This role ishybrid, based out of Toronto, Austin, Santa Clara, Ft Collins or Boston We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting. Responsibilities: Experience & Qualifications: Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made. Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer. Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been licensing conditions set  by the U.S. government. Our engineering positions and certain engineering support positions require access to information, systems, or technologies that are subject to U.S. Export Control laws and regulations, please note that citizenship/permanent residency, asylee and refugee information and/or documentation will be required and considered as Tenstorrent moves through the employment process. If a U.S. export license is required, employment will not begin until a license with acceptable conditions is granted by the U.S. government.  If a U.S. export license with acceptable conditions is not granted by the U.S. government, then the offer of employment will be rescinded. - Design statistical reliability models for existing and future products for reliability predictions and improvements - Define mission profile and expected lifetime/failure rate for different market segments - Design and execute reliability and accelerated life testing to identify trends, failure rates, and lifetime - Implement design-for-reliability in the early stages of design for future products - Ensure product adherence to semiconductor and extended industry standards - Apply reliability expertise to aid in root-causing systematic and random field failures - 10+ years of experience in reliability engineering in the semiconductor industry - Expertise in silicon/package/PCBA accelerated life modelling and testing - Familiar with reliability test suites from wafer to package to product level - Experienced in modelling lifetime, building mission profiles, and planning for accelerated life testing - Experienced in the automotive industry is an asset

Location: Toronto, Ontario, Canada

Salary range: None - None

1 ... 7 8 9 10 ... 29